

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/722,432	11/28/2003	Young Hoon Kwark	YOR920030378US1	7371
48150	7590 06/19/2006		EXAMINER	
MCGINN INTELLECTUAL PROPERTY LAW GROUP, PLLC 8321 OLD COURTHOUSE ROAD			BEVERIDGE	, RACHEL E
SUITE 200			ART UNIT	PAPER NUMBER
VIENNA, VA 2	A 22182-3817		1725	
			DATE MAILED: 06/19/2000	5

Please find below and/or attached an Office communication concerning this application or proceeding.

	· ·	Application No.	Applicant(s)	<i> </i>				
Office Action Summary		10/722,432	KWARK ET AL.					
		Examiner	Art Unit					
		Rachel E. Beveridge	1725					
Period fo	The MAILING DATE of this communication apport	pears on the cover sheet w	ith the correspondence address					
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING Donsions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. Operiod for reply is specified above, the maximum statutory period or the toreply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNI 36(a). In no event, however, may a will apply and will expire SIX (6) MO a, cause the application to become A	CATION. reply be timely filed NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).					
Status								
1)⊠	Responsive to communication(s) filed on 28 N	ovember 2003.						
2a) <u></u>	This action is FINAL . 2b) This action is non-final.							
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is							
	closed in accordance with the practice under E	Ex parte Quayle, 1935 C.I). 11, 453 O.G. 213.					
Disposit	ion of Claims							
4)⊠	Claim(s) 1-30 is/are pending in the application.	•						
	4a) Of the above claim(s) <u>25 and 26</u> is/are withdrawn from consideration.							
5)	5) Claim(s) is/are allowed.							
	S) Claim(s) <u>1-3,5,7-13,15,17,19,20,23,24 and 27</u> is/are rejected.							
7)🖂	Claim(s) 4,6,14,16,18,21,22 and 28-30 is/are of	objected to.						
8)	Claim(s) are subject to restriction and/o	r election requirement.						
Applicat	ion Papers							
9)[The specification is objected to by the Examine	er.						
10)	The drawing(s) filed on is/are: a) ☐ acc	epted or b) objected to	by the Examiner.					
	Applicant may not request that any objection to the	drawing(s) be held in abeya	nce. See 37 CFR 1.85(a).					
	Replacement drawing sheet(s) including the correct	tion is required if the drawing	y(s) is objected to. See 37 CFR 1.121(d)	•				
11)	The oath or declaration is objected to by the Ex	kaminer. Note the attache	d Office Action or form PTO-152.					
Priority (under 35 U.S.C. § 119							
-	Acknowledgment is made of a claim for foreign ☐ All b)☐ Some * c)☐ None of:	priority under 35 U.S.C.	§ 119(a)-(d) or (f).					
	1. Certified copies of the priority document							
	2. Certified copies of the priority document		· ·					
	3. Copies of the certified copies of the prior	•	received in this National Stage					
* 6	application from the International Bureau	, , , , , , , , , , , , , , , , , , , ,	b ropolitod					
	See the attached detailed Office action for a list	or the certified copies no	Teceived.					
Attachmen	ıt(s)							
1) 🛛 Notic	ce of References Cited (PTO-892)		Summary (PTO-413)					
	ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08)		(s)/Mail Date Informal Patent Application (PTO-152)					
	er No(s)/Mail Date	6) Other:						

DETAILED ACTION

Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

Claims 10 and 11 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. New matter has been added to claims 10 and 11, of which there is no support for "substantially simultaneously" within the instant specification.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-3, 5, 7, 9, 12, 19, 24, and 27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Horiuchi et al. (US 6,084,295) in view of Kawai (US 5,477,083).

Horiuchi discloses electrically connecting a semiconductor chip (10) to a connection (12) on a circuit board (5) (column 5, lines 51-54). Horiuchi teaches a

plurality of bonding wires (20) with conductive wire and electro-insulation coating for electrically connecting the circuit board (5) to the semiconductor chip (10) (column 2, lines 1-9). Horiuchi also discloses matching the impedance to that of a signal line by selecting the insulation material (column 5, lines 29-33). [Claim 1]. Horiuchi further teaches predetermined distances between each wire and shows wires subsequently above each other in figure 1; therefore it is obvious that the arrangement provides "at least a part of" the controlled impedance effect. [Claim 2]. Horiuchi also shows wires in a predetermined configuration alongside one another in figures 7(a) and 8; therefore, it is obvious that the arrangement provides "at least a part of" the controlled impedance effect. [Claims 3 and 9]. Horiuchi discloses "it is possible to make the impedancematching as a signal line by the selection of material (dielectric constant) and/or thickness of the resin coating 32 covering the conductive wire" (column 5, lines 29-33). [Claim 5]. Horiuchi teaches the resin coating (32) to cover the bonding section and an electro-conductive resin (34) used for shielding (column 6, lines 14-17). Figure 3 also shows an epoxy type coating (30) on a gold wire (28) to be the bond wire (20) connecting the signal between semiconductor and circuit board. [Claim 7]. Horiuchi's figure 3 shows a round bonding wire. [Claim 12]. The examiner interpreted high to be any value for dielectric constant of the insulating material due to the lack of relation to a low value and lack of specified values for a high dielectric constant. Horiuchi discloses matching the impedance to that of a signal line by selecting the insulation material (column 5, lines 29-33) and that an electro-conductive resin (34) is capable of easily shielding the semiconductor chip (10) (column 5, lines 34-37). Horiuchi also discloses

Application/Control Number: 10/722,432

Art Unit: 1725

the lack of risk of a short-circuit between the bonding wires (20) even though they are shielded with electro-conductive resin (34) because the electrode terminals and bonding section between the wires (20) and pads (22) are covered with electro-insulation resin (32) (column 5, lines 37-44). [Claim 19]. Horiuchi discloses electrically connecting a semiconductor chip (10) to a connection (12) on a circuit board (5) (column 5, lines 51-54). Horiuchi teaches a plurality of bonding wires (20) with conductive wire and electroinsulation coating for electrically connecting the circuit board (5) to the semiconductor chip (10) (column 2, lines 1-9). Horiuchi also discloses matching the impedance to that of a signal line by selecting the insulation material (column 5, lines 29-33). [Claim 24]. Horiuchi discloses electrically connecting a semiconductor chip (10) to a connection (12) on a circuit board (5) (column 5, lines 51-54). Horiuchi teaches a plurality of bonding wires (20) with conductive wire and electro-insulation coating for electrically connecting the circuit board (5) to the semiconductor chip (10) (column 2, lines 1-9). Horiuchi also discloses matching the impedance to that of a signal line by selecting the insulation material (column 5, lines 29-33). Horiuchi further teaches predetermined distances between each wire and shows wires subsequently above each other in figure 1. [Claim 27]. Horiuchi lacks disclosure specifically of both a signal and return current conducted through the bonding wires (claim 1). Kawai discloses input and output circuits connected by a plurality of bonding wires, in connections with transmission lines which control the impedance of the corresponding circuit (Kawai, col. 2, lines 40-51 and col. 8, lines 30-52). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify the invention of Horiuchi to include the signal

and return impedance controls of Kawai in order to produce a high performance semiconductor device and avoid an impedance mismatch caused by different lengths of bonding wires (Kawai, col. 1, lines 60-67).

Page 5

Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Horiuchi et al. (US 6,084,295) and Kawai (US 5,477,083) as applied to claim 5 above, and further in view of Chia et al. (US 2004/0182911 A1).

Horiuchi teaches epoxy as insulation but lacks disclosure of the type of epoxy used for the invention. Chia teaches wire bonding utilizing an insulating liquid (112), more specifically using ultra-violet light-cured epoxies (Chia et al., page 1, paragraph [0021], lines 3-4). Therefore, it would have been obvious to one of ordinary skill the art at the time of the invention to modify the combined wire bonding method of Horiuchi and Kawai to utilize the ultra-violet light-cured epoxy of Chia in order to electrically insulate the bonding wires and attach them to the package in any desired sequence without causing package defects (Chia et al., page 2, paragraph [0026], lines 3-7).

Claims 10-11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Horiuchi et al. (US 6,084,295) and Kawai (US 5,477,083) as applied to claim 1 above, and further in view of Steranko et al. (US 3,840,169).

Horiuchi teaches dispensing wires for bonding but lacks disclosure of codispensing a plurality of bonding wires. However, Steranko discloses bonding multiple wires to a circuit board continuously (abstract, lines 1-9) as shown in figure 1. [Claim Application/Control Number: 10/722,432

Art Unit: 1725

10] Horiuchi discloses "it is possible to make the impedance-matching as a signal line by the selection of material (dielectric constant) and/or thickness of the resin coating 32 covering the conductive wire" (column 5, lines 29-33). Figures 8 and 9 clearly show a predetermined pattern and distance between the wires (42) with dielectric material (40) surrounding them. Horiuchi also teaches carefully selecting the dielectric material for the dielectric constant "and/or" thickness (column 5, lines 34-37). [Claim 11]. However, Horiuchi lacks disclosure of co-dispensing a plurality of bonding wires. Steranko discloses bonding multiple wires to a circuit board continuously (abstract, lines 1-9) as shown in figure 1. It would have been obvious to one of ordinary skill in the art at the time of the invention to modify the combined wire bonding method of Horiuchi and Kawai to include the co-dispensing apparatus of Steranko in order to have strong bonding of multiple wires at one time (Steranko et al., column 1, lines 40-44).

Claim 13 is rejected under 35 U.S.C. 103(a) as being unpatentable over Horiuchi et al. (US 6,084,295) and Kawai (US 5,477,083) as applied to claim 1 above, and further in view of Lee (US 2001/00154900 A1).

Horiuchi discloses bonding a plurality of bonding wires for signal transmission between and semiconductor chip (10) and a circuit board (5). However, Horiuchi lacks bonding a plurality of ribbon wires in the package. Lee teaches ribbon bonding wire for signal transmission (page 3, paragraph [0031], lines 3-10). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify the combined wire bonding method of Horiuchi and Kawai to include the bonding of ribbon

bonding wire between the chip and circuit board in order to model transverse distribution adequately and utilize a wire-grid method to understand the influence of material during signal transmission (Lee, page 3, paragraph [0031], lines 6-10, and paragraph [0030], lines 4-6).

Claims 15 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Horiuchi et al. (US 6,084,295) and Kawai (US 5,477,083) as applied to claim 1 above, and further in view of Notani et al. (US 5, 924,897).

Horiuchi lacks specific description of the bonding wires to comprise a microstrip.

Notani discloses a transmission line having a microstrip line structure (column 7, lines 1-2). [Claim 15]. It is understood that a microstrip transmits a single-ended signal as disclosed by the applicant. Therefore, Notani's disclosure of a transmission line having a microstrip structure (column 7, lines 1-2) satisfies a single-ended signal. [Claim 17]. It would have been obvious to one of ordinary skill in the art at the time of the invention to modify the combined wire bonding method of Horiuchi and Kawai to include the disclosed microstrip of Notani in order to arrange the strip signal conductor opposite a ground conductor on the dielectric (Notani et al., column 7, lines 2-3).

Claim 20 is rejected under 35 U.S.C. 103(a) as being unpatentable over Horiuchi et al. (US 6,084,295) and Kawai (US 5,477,083) as applied to claim 19 above, and further in view of Kurtz et al. (US 4,555,052).

The examiner interpreted high to be any value for dielectric constant of the insulating material due to the lack of relation to a low value and lack of specified values for a high dielectric constant. Horiuchi lacks disclosure of the particular material comprising the dielectric. However, Kurtz discloses ceramic as a dielectric material useful for electric insulation (column 6, lines 52-57). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify combined the wire bonding method of Horiuchi and Kawai to include the ceramic dielectric of Kurtz in order to properly bond the wire for transmission while the package is grounded (Kurtz et al., column 6, lines 47-52).

Claim 23 is rejected under 35 U.S.C. 103(a) as being unpatentable over Notani et al. (US 5,294,897) in view of Kawai (US 5,477,083).

Notani discloses the reduction of the reflection of high frequency signals caused by the mismatching of characteristic impedances in the transmission line (column 6, lines 6-9). Notani also discloses a transmission line with continuous transmission between the lines and the circuit package substrate (column 5, lines 34-40).

Furthermore, Notani shows a plurality of bonding wires in figures 1(a), 4(b), 6, 7, 8, and 10. However, Notani lacks disclosure specifically of both a signal and return current conducted through the bonding wires (claim 1). Kawai discloses input and output circuits connected by a plurality of bonding wires, in connections with transmission lines which control the impedance of the corresponding circuit (Kawai, col. 2, lines 40-51 and col. 8, lines 30-52). Therefore, it would have been obvious to one of ordinary skill in the

art at the time of the invention to modify the invention of Notani to include the signal and return impedance controls of Kawai in order to produce a high performance semiconductor device and avoid an impedance mismatch caused by different lengths of bonding wires (Kawai, col. 1, lines 60-67).

Allowable Subject Matter

Claims 4, 14, 16, and 18 are objected to but would be allowable if the independent claim 1 was allowable.

Regarding claim 4, prior art set the conductive resin at ground potential but does not set the bond wire at ground potential.

Regarding claim 14, prior art does not teach both a round bonding wire and a ribbon wire comprising a single signal line.

Regarding claim 16, no prior art was found disclosing a plurality of bonding wires for signal transmission comprising a <u>coplanar waveguide</u> or similar structure fitting the applicant's definition of coplanar waveguide. Therefore, the claim is in condition for allowance if the independent claim 1 was allowable.

Regarding claim 18, no prior art was found disclosing a <u>differential signal</u> via a plurality of bonding wires. Therefore, the claim is in condition for allowance if the independent claim 1 was allowable.

Claims 6, 21, and 22 are objected to but would be allowable if dependent claim 5 was allowable.

Regarding claim 6, prior art shows continuous dielectric material surrounding bonding wires; however, the <u>periodic</u> placement of dielectric material around bonding wires was not found in prior art and is therefore in condition for allowance if the dependent claim 5 was allowable.

Regarding claim 21, prior art discusses impedance matching but lacks applicants claim of a filter where a particular response is being tailored and impedance transformer which seeks to match different impedances on the respective termini.

Regarding claim 22, prior art was found to show effect of an impedance transformer (see discussion of claim 21); however, due to the claims dependence on claim 6, no prior art was found to include the effect with respect to the <u>periodic</u> placement of dielectric material around bonding wires. Thus, the claim is in condition for allowance if the independent claim 1 and dependent claims 5-6 were allowable.

Claims 28-30 are objected to but would be allowable if the independent claim 27 was allowable.

Prior art discloses connections between semiconductor chip and circuit board but not imply or suggest that the impedances of the connection must be matched (claim 28).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Rachel E. Beveridge whose telephone number is 571-

272-5169. The examiner can normally be reached on Monday through Friday, 9 am to 6 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Patrick Ryan can be reached on 571-272-1292. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

reb

JONATHAN JOHNSON PRIMARY EXAMINER